## AN30210A

## Power supply control IC for a digital still camera

## Overview

The AN30210A is a low voltage operative IC which has 1-ch., 5 V output sharing self-biasing voltage and PWM DC-DC converter control outputs of $6-\mathrm{ch}$. It is configured with step-up 3 channels, step-up/down 1 channel, stepdown 1 channel and 2 channels for transformer drive.

Since its minimum operating voltage is as low as 1.5 V , it can be operated by two dry batteries.

All channels operate synchronously and a synchronous rectification method is used for the low output voltage channel, thus achieving a high precision output voltage with $\mathrm{V}_{\mathrm{REF}} \pm 1 \%$. It also is capable of driving directly the output power MOSFET of each channel.

## Features

- Operating supply voltage range: 1.5 V to 7.2 V
- High precision reference voltage circuit built-in ( $\pm 1 \%$ )
- All channels are synchronous operation in PWM control
- Synchronous rectification for the low output voltage channel (Synchronous rectification can be stopped by the external signal at the low load: STOP)
- ON/OFF (sequence control) pin attached for each and all channels. Soft-start pins for each channel (Simultaneous soft start is available with one external capacitor.)
- Timer latch circuit for short-circuit protection circuit (Selectable for each channel separately or all channels simultaneously)
- Control frequency reduction is available by an external signal at the low load.
- Maximum duty cycle $88 \%$ (Adjustment range of $0 \%$ to $100 \%$ with an external resistor)
- Low power dissipation and high speed operation thanks to $0.6 \mu \mathrm{~m}$ CMOS process


## Applications

- Digital still cameras


Note) The package of this product will be changed to lead-free type (LQFP064-P-0707B). See the new package dimensions section later of this datasheet.

- Block Diagram


Pin Descriptions

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 1 | IN5 | Ch. 5 error amplifier inverting input pin | 33 | HO3 | Ch.3 high-side driver pin |
| 2 | EO5 | Ch.5 error amplifier output pin | 34 | P $_{\text {VCC3 }}$ | Ch.3 US driver power supply pin |
| 3 | IN6 | Ch.6 error amplifier inverting input pin | 35 | CTL1 | Ch.1 on/off start-up input pin |
| 4 | EO6 | Ch.6 error amplifier output pin | 36 | CTL2 | Ch.2 on/off start-up input pin |
| 5 | SS | Ch.1 to ch.3 common soft-start <br> setting pin | 37 | CTL3 | Ch.3 on/off start-up input pin |
|  |  | 38 | CTL4 | Ch.4 on/off start-up input pin |  |
| 6 | SS0 | Ch.0 soft-start setting pin | 39 | CTL5 | Ch.5 on/off start-up input pin |
| 7 | SS1 | Ch.1 soft-start setting pin | 40 | CTL6 | Ch.6 on/off start-up input pin |
| 8 | SS2 | Ch.2 soft-start setting pin | 41 | DO | Dropper error amplifier output pin |
| 9 | SS3 | Ch.3 soft-start setting pin | 42 | DEI | Dropper error amplifier inverting input pin |
| 10 | SS4 | Ch.4 soft-start setting pin | 43 | DI | Dropper output monitor pin |
| 11 | SS5 | Ch.5 soft-start setting pin | 44 | SV | CC | | Supply voltage application pin for |
| :--- |
| signal block |

## Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{SV}_{\text {CC }}$ | 6.9 | V |
| $\mathrm{V}_{\text {BAT }} / \mathrm{V}_{\text {BATL }}$ voltage | $\mathrm{V}_{\text {BAT }} / \mathrm{V}_{\text {BATL }}$ | 7.5/6.0 | V |
| Supply current | $\mathrm{I}_{\mathrm{CC}}$ | - | mA |
| Power dissipation *2 | $\mathrm{P}_{\mathrm{D}}$ | QFS - 64 | mW |
| Operating ambient temperature *1 | $\mathrm{T}_{\text {opr }}$ | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature *1 | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| DRV0 allowable application voltage | $\mathrm{V}_{\text {DRV0 }}$ | $\mathrm{V}_{\text {BAT }}+0.1$ | V |
| Power $\mathrm{V}_{\mathrm{CC} 1}$ allowable application voltage | $\mathrm{PV}_{\text {CC1 }}$ | $\mathrm{SV}_{\text {CC }}+0.1$ | V |
| DRV0 allowable peak current *4 | $\mathrm{I}_{\text {DRVOP }}$ | 3.5 | mA |
| Ch. 2 high-side transistor switching input allowable application voltage *3 | PNSW2 | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Ch. 3 high-side transistor switching input allowable application voltage *3 | PNSW3 | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Control input allowable application voltage 0/1/2/3/4/5/6 | $\mathrm{V}_{\text {CTLo/1/2/3/1/6 }}$ | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Reference supply allowable application current | $\mathrm{I}_{\text {REF }}$ | -5 | mA |
| Allowable application voltage to output voltage detection input 0 | $\mathrm{V}_{\mathrm{voo}}$ | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Allowable application voltage to output voltage detection input D1 | $\mathrm{V}_{\text {DI }}$ | $\mathrm{SV}_{\text {CC }}+0.1$ | V |
| Error amplifier (0 to 6) allowable application voltage to input pin | $\mathrm{V}_{\text {IN0/1/2/3/4/5/6 }}$ | -0.2 to $\mathrm{SV}_{\text {CC }}$ | V |
| Error amplifier (dropper) allowable application voltage to input pin | $\mathrm{V}_{\text {DEI }}$ | -0.2 to $\mathrm{SV}_{\text {CC }}$ | V |
| Low frequency setting pin input allowable application voltage *3 | COSC | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Synchronous rectification stop pin input application voltage *3 | STOP | $\mathrm{SV}_{\text {CC }}+0.1$ | V |
| Total shutdown pin input allowable voltage *3 | TOSH | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Allowable application voltage between $\mathrm{PV}_{\mathrm{CC} 2}$ and MO2 | PVMO2 | $\mathrm{SV}_{\mathrm{CC}}+0.1$ | V |
| Allowable application voltage between $\mathrm{PV}_{\mathrm{CC}}$ and MO3 | PVMO3 | $\mathrm{SV}_{\text {CC }}+0.1$ | V |

Note) $* 1$ : Except for the power dissipation, operating ambient temperature and storage temperature, all ratings are for $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$.
*2: $\mathrm{T}_{\mathrm{a}}=85^{\circ} \mathrm{C}$. For the independent IC without a heat sink. Note that applications must observe the derating curve for the relationship between the IC power consumption and the ambient temperature.
*3: Do not apply external currents or voltages to any pins not specifically mentioned.
For the circuit currents, '+' denotes current flowing into the IC, and '-' denotes current flowing out of the IC.
*4: $\mathrm{t}<10 \mathrm{~ms}, \mathrm{~V}_{\mathrm{DS}}<5 \mathrm{~V}$

Recommended Operating Range

| Parameter | Symbol | Range | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{SV}_{\mathrm{CC}}$ | 4.5 to 5.5 | V |
|  | $\mathrm{~V}_{\text {BAT }}$ | 2.8 to 7.2 |  |
|  | $\mathrm{~V}_{\text {BATL }}$ | 1.5 to 4.6 |  |

Electrical Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference voltage |  |  |  |  |  |  |
| Reference voltage | $\mathrm{V}_{\text {REF }}$ | $\mathrm{I}_{\text {REF }}=-0.1 \mathrm{~mA}$ | 1.256 | 1.269 | 1.282 | V |
| Line regulation | Line | $\mathrm{SV}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | - | 3 | 15 | mV |
| Load regulation | Load | $\mathrm{I}_{\text {REF }}=0 \mathrm{~mA}$ to -1.0 mA | -24 | -12 | - | mV |
| SV ${ }_{\text {CC }}$ low voltage protection |  |  |  |  |  |  |
| Circuit operation start voltage | $\mathrm{SV}_{\text {CCON }}$ |  | 3.8 | 4.0 | 4.2 | V |
| Circuit operation stop voltage | $\mathrm{SV}_{\text {CCOFF }}$ |  | 3.6 | 3.8 | 4.0 | V |
| $\mathrm{V}_{\text {BAT }}$ low voltage protection |  |  |  |  |  |  |
| Circuit operation start voltage | $\mathrm{V}_{\text {BATLON }}$ | At $\mathrm{V}_{\text {BatL }}$ input | 1.331 | 1.418 | 1.505 | V |
| Circuit operation stop voltage | $\mathrm{V}_{\text {BATLOFF }}$ | At $\mathrm{V}_{\text {BATL }}$ input | 1.251 | 1.338 | 1.425 | V |
| Circuit operation start voltage | $\mathrm{V}_{\text {Baton }}$ | At $V_{\text {BAT }}$ input | 2.05 | 2.28 | 2.51 | V |
| Circuit operation stop voltage | $\mathrm{V}_{\text {BATOFF }}$ | At $\mathrm{V}_{\text {BAT }}$ input | 2.00 | 2.23 | 2.46 | V |
| Dropper amp. block |  |  |  |  |  |  |
| Output sink current | $\mathrm{I}_{\text {RS }}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 8 | 16 | - | mA |
| Output leak current | $\mathrm{I}_{\mathrm{RL}}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | - | - | 2 | $\mu \mathrm{A}$ |
| Output block |  |  |  |  |  |  |
| Output transistor N-ch. on resistance (ch.0) | $\mathrm{R}_{\mathrm{ON} 0}$ | $\mathrm{I}_{\text {DRV0 } 0}=30 \mathrm{~mA}$ | - | 0.6 | 1.2 | $\Omega$ |
| Output leak current (ch.0) | $\mathrm{I}_{\text {L0 }}$ | $\mathrm{V}_{\text {DRV0 }}=5.0 \mathrm{~V}$ | - | - | 2 | $\mu \mathrm{A}$ |
| Output high voltage (ch.1, 4, 5, 6) | $\mathrm{V}_{\mathrm{H} 1 / 4 / 5 / 6}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{PV}_{\mathrm{CC}}-0.1$ | - | - | V |
| Output low voltage (ch.1, 4, 5, 6) | $\mathrm{V}_{\mathrm{L} 1 / 4 / 5 / 6}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | 0.1 | V |
| N -ch. on resistance (ch.1, 4, 5, 6) | $\mathrm{R}_{\mathrm{N} 1 / 4 / 5 / 6}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| P-ch. on resistance (ch.1, 4, 5, 6) | $\mathrm{R}_{\mathrm{P} 1 / 4 / 5 / 6}$ | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| Low-side high output voltage (ch.2) | $\mathrm{V}_{\mathrm{LOH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{PV}_{\mathrm{CC}}-0.1$ | - | - | V |
| Low-side low output voltage (ch.2) | $\mathrm{V}_{\text {LOL2 }}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | 0.1 | V |
| High-side high output voltage (ch.2) | $\mathrm{V}_{\mathrm{HOH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{PV}_{\mathrm{CC}}-0.1$ | - | - | V |
| High-side low output voltage (ch.2) | $\mathrm{V}_{\mathrm{HOL} 2}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | MO2 +0.1 | V |
| LO2 pin N-ch. on resistance (ch.2) | $\mathrm{R}_{2 \mathrm{LN}}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| LO2 pin P-ch. on resistance (ch.2) | $\mathrm{R}_{2 \mathrm{LP}}$ | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| HO2 pin N-ch. on resistance (ch.2) | $\mathrm{R}_{2 \mathrm{HN}}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| HO2 pin P-ch. on resistance (ch.2) | $\mathrm{R}_{2 \mathrm{HP}}$ | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |

Electrical Characteristics (continued) (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output block (continued) |  |  |  |  |  |  |
| Low-side high output voltage (ch.3) | $\mathrm{V}_{\text {LOH3 }}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{PV}_{\text {CC }}-0.1$ | - | - | V |
| Low-side low output voltage (ch.3) | $\mathrm{V}_{\text {LOL3 }}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | 0.1 | V |
| High-side high output voltage (ch.3) | $\mathrm{V}_{\mathrm{HOH} 3}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{PV}_{\mathrm{CC}}-0.1$ | - | - | V |
| High-side low output voltage (ch.3) | $\mathrm{V}_{\text {HOL3 }}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | M03+0.1 | V |
| LO3 pin N-ch. on resistance (ch.3) | $\mathrm{R}_{3 \mathrm{LN}}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| LO3 pin P-ch. on resistance (ch.3) | $\mathrm{R}_{3 \mathrm{LP}}$ | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| HO3 pin N -ch. on resistance (ch.3) | $\mathrm{R}_{3 \mathrm{HN}}$ | $\mathrm{I}_{\mathrm{O}}=30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| HO3 pin P-ch. on resistance (ch.3) | $\mathrm{R}_{3 \mathrm{HP}}$ | $\mathrm{I}_{\mathrm{O}}=-30 \mathrm{~mA}$ | - | 3 | 10 | $\Omega$ |
| Ch. 0 output maximum duty ratio | Du ${ }_{\text {max } 0}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 79 | 85 | 91 | \% |
| Ch. 1 output maximum duty ratio | $\mathrm{Du}_{\text {max } 1}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 81 | 87 | 93 | \% |
| Ch.2/3 output maximum duty ratio | $D u_{\max 2 / 3}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 78 | 85 | 92 | \% |
| Ch.4/5/6 output maximum duty ratio | Du ${ }_{\text {max4/5/6 }}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 82 | 88 | 94 | \% |
| Oscillator |  |  |  |  |  |  |
| Ch. 0 start-up oscillation frequency 1 | $\mathrm{f}_{\text {ST1 }}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 110 | 270 | 430 | kHz |
| Ch. 0 start-up oscillation frequency 2 | $\mathrm{f}_{\text {ST2 }}$ | At $\mathrm{V}_{\text {BAT }}=3 \mathrm{~V}$ input | 110 | 270 | 430 | kHz |
| Ch. 0 start-up output duty ratio 1 | $\mathrm{Du}_{\text {ST1 }}$ | At $\mathrm{V}_{\text {BATL }}=3 \mathrm{~V}$ input | 45 | 53 | 61 | \% |
| Ch. 0 start-up output duty ratio 2 | $\mathrm{Du}_{\text {ST2 }}$ | At $\mathrm{V}_{\text {BAT }}=3 \mathrm{~V}$ input | 46 | 54 | 62 | \% |
| Ch. 0 to ch. 6 oscillation frequency | $\mathrm{F}_{\text {OUT }}$ 0/1/2/3/4/5/6 | $\begin{aligned} & \mathrm{CT}=180 \mathrm{pF}, \mathrm{RT}=33 \mathrm{k} \Omega \\ & \mathrm{COSC}=0 \mathrm{~V}, \mathrm{~V}_{\text {BATL }}=3 \mathrm{~V} \end{aligned}$ | 465 | 515 | 565 | kHz |
| Ch. 0 to ch. 6 <br> low oscillation frequency | $\mathrm{FL}_{\text {OUT }}$ <br> 0/1/2/3/4/45/6 | $\begin{aligned} & \mathrm{CT}=180 \mathrm{pF}, \mathrm{COSC}=5 \mathrm{~V} \\ & \mathrm{RT}=33 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{BATL}}=3 \mathrm{~V} \end{aligned}$ | 15 | 25 | 35 | kHz |
| Error amplifier (ch. 0 to ch.6) |  |  |  |  |  |  |
| Input threshold voltage IN0/1/2/3/4/5/6 | $\mathrm{V}_{\mathrm{TH}}$ <br> $0 / 1 / 2 / 3 / 4 / 5 / 6$ |  | 1.23 | 1.27 | 1.31 | V |
| Input bias voltage IN0/1/2/3/4/5/6 | $\mathrm{I}_{\mathrm{B}}$ <br> 0/1/2/3/4/5/6 |  | -0.25 | $-0.15$ | - | $\mu \mathrm{A}$ |
| High-level output voltage EO0/1/2/3/4/5/6 | $\begin{gathered} \mathrm{V}_{\mathrm{EH}} \\ 0 / 1 / 2 / 3 / 4 / 5 / 6 \end{gathered}$ |  | 1.0 | - | - | V |
| Low-level output voltage EO0/1/2/3/4/5/6 | $\begin{gathered} \mathrm{V}_{\mathrm{EL}} \\ 0 / 1 / 2 / 3 / 4 / 5 / 6 \end{gathered}$ |  | - | - | 0.2 | V |
| Output source current EO0/1/2/3/4/5/6 | $\underset{0 / 1 / 2 / 3 / 4 / 5 / 6}{\mathrm{I}_{\mathrm{SO}}}$ |  | -28 | -22.5 | -17 | $\mu \mathrm{A}$ |
| Output sink current <br> EO0/1/2/3/4/5/6 | $\begin{gathered} \mathrm{I}_{\mathrm{SI}} \\ 0 / 1 / 2 / 3 / 4 / 5 / 6 \end{gathered}$ |  | 0.5 | - | - | mA |

Ch. 0 short-circuit protection circuit block

| Standby pin voltage | $\mathrm{V}_{\text {SCP0 }}$ | At $\mathrm{V}_{\text {BATL }}$ input or $\mathrm{V}_{\text {BAT }}$ input | - | - | 0.1 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Latch threshold voltage 1 | $\mathrm{V}_{\text {LTH01 }}$ | At $\mathrm{V}_{\text {BATL }}$ input | 1.12 | 1.24 | 1.36 | V |
| Latch threshold voltage 2 | $\mathrm{V}_{\text {LTH02 }}$ | At $\mathrm{V}_{\text {BAT }}$ input | 1.07 | 1.217 | 1.31 | V |

Electrical Characteristics (continued) (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Ch. 0 short-circuit protection circuit block (continued)

| Pin voltage after latch operation | $\mathrm{V}_{\text {SLT0 }}$ | At $\mathrm{V}_{\text {BATL }}$ input or $\mathrm{V}_{\mathrm{BAT}}$ input | - | - | 0.1 | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Charge current 1 | $\mathrm{I}_{\mathrm{CHG} 01}$ | At $\mathrm{V}_{\mathrm{BATL}}$ input, $\mathrm{V}_{\mathrm{SCP} 0}=0 \mathrm{~V}$ | -2.92 | -2.22 | -1.52 | $\mu \mathrm{~A}$ |
| Charge current 2 | $\mathrm{I}_{\mathrm{CHG} 02}$ | At $\mathrm{V}_{\mathrm{BAT}}$ input, $\mathrm{V}_{\mathrm{SCP} 0}=0 \mathrm{~V}$ | -3.16 | -2.22 | -1.28 | $\mu \mathrm{~A}$ |

Ch. 1 to ch. 6 short-circuit protection circuit

| Pin voltage at standby | $\mathrm{V}_{\text {SCP }}$ |  | - | - | 0.1 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer threshold voltage ch. 1 to ch. 6 | $\begin{array}{\|c\|} \hline \mathrm{V}_{\mathrm{LTH}} \\ 1 / 2 / 1 / 4 / 5 / 6 \end{array}$ |  | 1.142 | 1.268 | 1.394 | V |
| Pin voltage at latch operation ch. 1 to ch. 6 | $\begin{gathered} \mathrm{V}_{\mathrm{SLT}} \\ 1 / 2 / 3 / 1 / 1 / 6 \end{gathered}$ |  | - |  | 0.1 | V |
| Charge current | $\mathrm{I}_{\text {CHG1 }}$ | $\mathrm{V}_{\mathrm{SCP}}=0 \mathrm{~V}$ | -1.660 | -1.282 | -0.904 | $\mu \mathrm{A}$ |
| Control |  |  |  |  |  |  |
| Pin current CTL0/1/2/3/4/5/6 | $\left\|\begin{array}{c} \mathrm{I}_{\mathrm{CTLL}} \\ 0 / 1 / 2 / 3 / 4 / 5 / 6 \end{array}\right\|$ | $\mathrm{V}_{\text {CTL }}=2.7 \mathrm{~V}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| Input high voltage CTL0/1/2/3/4/5/6 | $\left\|\begin{array}{c} \mathrm{V}_{\text {CTLH }} \\ 0 / 1 / 2 / 3 / 4 / 5 / 6 \end{array}\right\|$ |  | 2.7 | - | - | V |
| Input low voltage CTL0/1/2/3/4/5/6 | $\left\|\begin{array}{c} \mathrm{V}_{\text {CTLL }} \\ \mid / 1 / 2 / 3 / 4 / 5 / 6 \end{array}\right\|$ |  | - | - | 0.3 | V |

## Current consumption

| Startup average quiscent <br> consumption current 1 | $\mathrm{I}_{\mathrm{BATL}}$ | Ch. 0 with no outside-transistor <br> At $\mathrm{V}_{\mathrm{BATL}}$ input, $\mathrm{SS} 0=0 \mathrm{~V}$ | - | 500 | 700 | $\mu \mathrm{~A}$ |
| :--- | :---: | :--- | :--- | :---: | :---: | :---: |
| Startup average quiscent <br> consumption current 2 | $\mathrm{I}_{\mathrm{BAT}}$ | Ch. 0 with no outside-transistor <br> At $\mathrm{V}_{\mathrm{BAT}}$ input, $\mathrm{SS} 0=0 \mathrm{~V}$ | - | 450 | 650 | $\mu \mathrm{~A}$ |
| Average quiscent current consumption | $\mathrm{I}_{\mathrm{CC}(\mathrm{AV})}$ | Ch. 0 to ch. 6 at output off | - | 3 | 8 | mA |
| Standby current 1 | ISBL | CTL 0 to CTL $6=0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{BATL}}=3 \mathrm{~V}\right)$ | - | 5 | 10 | $\mu \mathrm{~A}$ |
| Standby current 2 | ISB | CTL 0 to CTL $6=0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{BAT}}=3 \mathrm{~V}\right)$ | - | 5 | 10 | $\mu \mathrm{~A}$ |

Operation mode switching block

| ch.2 P-ch./N-ch. configuration <br> setting voltage. |  | Refer to "■ Usage Note, 5" <br> (page 20) | - | $\mathrm{PV}_{\mathrm{CC} 2} /$ <br> $\mathrm{PV}_{\mathrm{CC}}$ | - | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| ch.2 N -ch./N-ch. configuration <br> setting voltage |  | Refer to "■ Usage Note, 5" <br> (page 20) | - | $\mathrm{MO} 2 /$ <br> MO 3 | - | V |
| Synchronous rectification stop voltage |  |  | 1.5 | - | - | V |
| Synchronous rectification stop <br> release voltage |  |  | - | - | 0.3 | V |
| Low oscillation-frequency setting voltage |  |  | 1.5 | - | - | V |
| Low oscillation-frequency release voltage |  |  | - | - | 0.3 | V |
| Total shutdown setting voltage |  |  | 1.5 | - | - | V |
| Total shutdown release voltage |  |  | - | - | 0.3 | V |

Note) Unless otherwise specified, $\mathrm{V}_{\mathrm{BAT}}\left(\mathrm{V}_{\mathrm{BATL}}\right)=3 \mathrm{~V}, \mathrm{SV}_{\mathrm{CC}}=\mathrm{PV}_{\mathrm{CC} 1}=\mathrm{PV}_{\mathrm{CC} 4}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{REF}}=0.1 \mu \mathrm{~F}$

Electrical Characteristics (continued) (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 2^{\circ} \mathrm{C}$ )

- Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

| Parameter | Symbol | Conditions | Target value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Reference voltage |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ temperature characteristics | $\mathrm{V}_{\text {REFdt }}$ | $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1.0$ | \% |
| $\mathrm{SV}_{\text {CC }}$ low voltage protection |  |  |  |  |
| Voltage difference between operation start and stop $\left(\mathrm{SV}_{\mathrm{CC}}\right)$ | $\Delta \mathrm{SV}_{\text {CC }}$ | $\mathrm{SV}_{\text {CCON }}-\mathrm{SV}_{\text {CCOFF }}>0$ | 0.2 | V |
| $\mathrm{V}_{\text {BAT }}$ low voltage protection |  |  |  |  |
| Voltage difference between operation start and stop ( $\mathrm{V}_{\text {BATL }}$ ) | $\Delta \mathrm{V}_{\text {batL }}$ | $\mathrm{V}_{\text {BAtLon }}-\mathrm{V}_{\text {BATLOFF }}>0$ | $0.07$ | V |
| Voltage difference between operation start and stop $\left(\mathrm{V}_{\mathrm{BAT}}\right)$ | $\Delta \mathrm{V}_{\text {BAT }}$ | $\mathrm{V}_{\text {BATON }}-\mathrm{V}_{\text {BATOFF }}>0$ | 0.05 | V |
| Error amplifier (ch. 0 to ch.6) |  |  |  |  |
| $\mathrm{V}_{\text {TH }}$ temperature characteristics | $\mathrm{V}_{\text {THdt }}$ | $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\pm 1.5$ | \% |
| Open loop gain | $\mathrm{A}_{\mathrm{V}}$ |  | 60 | dB |
| Oscillator |  |  |  |  |
| Frequency supply voltage characteristics | $\mathrm{f}_{\text {dV }}$ | $\begin{aligned} & \mathrm{SV}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{RT}=33 \mathrm{k} \Omega, \mathrm{CT}=180 \mathrm{pF} \end{aligned}$ | $\pm 10$ | \% |
| Frequency temperature characteristics | $\mathrm{f}_{\text {dT }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{RT}=33 \mathrm{k} \Omega, \mathrm{CT}=180 \mathrm{pF} \end{aligned}$ | $\pm 3$ | \% |
| Startup oscillator |  |  |  |  |
| Frequency temperature characteristics output 1 | $\mathrm{f}_{\text {STTI }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \mathrm{At}^{\mathrm{B}} \mathrm{~V}_{\text {BATL }}=3 \mathrm{~V} \text { input } \end{aligned}$ | $\pm 25$ | \% |
| Frequency temperature characteristics output 2 | $\mathrm{f}_{\text {STT2 }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \text { At } \mathrm{V}_{\text {BAT }}=3 \mathrm{~V} \text { input } \end{aligned}$ | $\pm 25$ | \% |
| Supply voltage characteristics 1 | $\mathrm{f}_{\text {STVD1 }}$ | $\mathrm{V}_{\text {BATL }}=1.5 \mathrm{~V}$ to 4.6 V | $\pm 20$ | \% |
| Supply voltage characteristics 2 | $\mathrm{f}_{\text {STVD2 }}$ | $\mathrm{V}_{\mathrm{BAT}}=2.8 \mathrm{~V}$ to 7.2 V | $\pm 20$ | \% |
| Short-circuit protection circuit |  |  |  |  |
| Comparator threshold voltage ( $\mathrm{V}_{\text {BAT }}$ ) | $\mathrm{V}_{\text {THSB }}$ | At $\mathrm{V}_{\text {BATL }}$ input | 1.6 | V |
| Comparator threshold voltage ( $\mathrm{SV}_{\mathrm{CC}}$ ) | $\mathrm{V}_{\text {THSS }}$ | At $\mathrm{V}_{\text {BatL }}$ input | 1.6 | V |
| Overvoltage protection circuit |  |  |  |  |
| Overvoltage circuit operation voltage | $\mathrm{V}_{\text {THS }}$ | At $\mathrm{V}_{\text {BATL }}$ input | 5.3 | V |
| Thermal protection circuit |  |  |  |  |
| Circuit operation stop temperature |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Assist driver circuit |  |  |  |  |
| N -ch. on resistance | $\mathrm{R}_{\text {OAN }}$ |  | 3 | $\Omega$ |
| P-ch. on resistance | $\mathrm{R}_{\text {OAP }}$ |  | 6 | $\Omega$ |

Terminal Equivalent Circuits

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 1 |  | IN5: Ch. 5 error amplifier inverting input pin | In |
| 2 |  | EO5: Ch. 5 error amplifier output pin <br> Source current: $-20 \mu \mathrm{~A}$ (typ.) <br> Sink current: 0.5 mA (min.) | Out |
| 3 |  | IN6: Ch. 6 error amplifier inverting input pin | In |
| 4 |  | EO6: Ch. 6 error amplifier output pin Source current: - $20 \mu \mathrm{~A}$ (typ.) Sink current: 0.5 mA (min.) | Out |
| 5 |  | ```SS: Ch. 1 to ch. 3 common soft-start time setting pin Connect a capacitor between this pin and GND. - Potential dividing resistance for threshold set- ting \(64 \mathrm{k} \Omega\) (typ.) \(112 \mathrm{k} \Omega\) (typ.) \(\mathrm{V}_{\text {REFH }}(\) typ. \()=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}(\) typ. \()\)``` | In |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 6 |  | ```SS0: Ch. 0 soft-start time setting pin Connect a capacitor between this pin and GND. - Potential dividing resistance for threshold set- ting \(64 \mathrm{k} \Omega\) (typ.) \(112 \mathrm{k} \Omega\) (typ.) \(\mathrm{V}_{\text {REFH }}(\) typ. \()=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}(\) typ. \()\)``` | In |
| 7 |  | ```SS1: Ch.1 soft-start time setting pin Connect a capacitor between this pin and GND. - Potential dividing resistance for threshold set- ting 64 k\Omega (typ.) 112 k\Omega (typ.) \mp@subsup{V}{\mathrm{ REFH }}{}(typ.)=(306 k\Omega/200 k\Omega) }\times\mp@subsup{\textrm{V}}{\mathrm{ REF }}{}(\mathrm{ typ.)``` | In |
| 8 |  | SS2: Ch. 2 soft-start time setting pin <br> Connect a capacitor between this pin and GND. <br> - Potential dividing resistance for threshold set- <br> ting <br> $64 \mathrm{k} \Omega$ (typ.) <br> $112 \mathrm{k} \Omega$ (typ.) <br> $\mathrm{V}_{\text {REFH }}($ typ. $)=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}($ typ. $)$ | In |
| 9 |  | SS3: Ch. 3 soft-start time setting pin <br> Connect a capacitor between this pin and GND. <br> - Potential dividing resistance for threshold setting <br> $64 \mathrm{k} \Omega$ (typ.) <br> $112 \mathrm{k} \Omega$ (typ.) <br> $\mathrm{V}_{\text {REFH }}($ typ. $)=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}($ typ. $)$ | In |
| 10 |  | ```SS4: Ch. 4 soft-start time setting pin Connect a capacitor between this pin and GND. - Potential dividing resistance for threshold set- ting \(64 \mathrm{k} \Omega\) (typ.) \(112 \mathrm{k} \Omega\) (typ.) \(\mathrm{V}_{\text {REFH }}(\) typ. \()=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}(\) typ. \()\)``` | In |
| 11 |  | ```SS5: Ch. 5 soft-start time setting pin Connect a capacitor between this pin and GND. - Potential dividing resistance for threshold set- ting \(64 \mathrm{k} \Omega\) (typ.) \(112 \mathrm{k} \Omega\) (typ.) \(\mathrm{V}_{\text {REFH }}(\) typ. \()=(306 \mathrm{k} \Omega / 200 \mathrm{k} \Omega) \times \mathrm{V}_{\text {REF }}\) (typ. \()\)``` | In |

Terminal Equivalent Circuits (continued)


Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 18 |  | STOP: Synchronous rectification stop pin When STOP is high, ch. 2 and ch. 3 synchronous rectification stop. | In |
| 19 |  | LO2: Ch. 2 output pin (low-side) <br> Synchronous rectification system output stage CMOS type output circuit On resistance <br> N-ch.: $10 \Omega$ (max.) <br> P-ch.: $10 \Omega$ (max.) | Out |
| 20 |  | MO2: Ch. 2 output pin (high-side) <br> Low potential side <br> Synchronous rectification system output stage <br> CMOS type output circuit | Out |
| 21 | (21) | $\mathrm{PV}_{\mathrm{CC} 1}$ : Output system supply voltage application pin 1 <br> Power supply pin for ch.1, ch.2/L, ch.3/L, ch. 4 to ch. 6 driver | - |
| 22 |  | HO2: Ch. 2 output pin (high-side) <br> High potential side <br> Synchronous rectification system output stage <br> CMOS type output circuit <br> On resistance <br> N-ch.: $10 \Omega$ (max.) <br> P-ch.: $10 \Omega$ (max.) | Out |
| 23 |  | $\mathrm{PV}_{\mathrm{CC} 2}$ : Output system supply voltage application pin 2 <br> Power supply pin for ch. 2 US driver | - |
| 24 |  | TOSH: Total shutdown pin When TOSH is high, all outputs are stopped if the output is short circuited. | In |

Terminal Equivalent Circuits (continued)

| Pin No. | DRV0: Power supply output pin for ch.0 IC <br> $(5$ V) drive <br> For internal power supply of this IC <br> Open drain type <br> On resistance <br> N-ch.: $1.2 \Omega$ (max.) | Out |
| :---: | :--- | :--- | :--- | :--- |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 32 |  | COCS: Low frequency setting pin When COCS is high, the triangular wave oscillation frequency is switched over to low frequency ( $20 \mathrm{kHz} / \mathrm{typ}$.) | In |
| 33 |  | HO3: Ch. 3 output pin (high-side) <br> High potential side <br> Synchronous rectification system output stage <br> CMOS type output circuit <br> On resistance <br> N-ch.: $10 \Omega$ (max.) <br> P-ch.: $10 \Omega$ (max.) | Out |
| 34 | (34) | $\mathrm{PV}_{\mathrm{CC} 3}$ : Output system supply voltage application pin 3 <br> Power supply pin for ch. 3 high-side driver | - |
| 35 |  | CTL1: Ch. 1 on/off start-up input pin | In |
| 36 | (36) | CTL2: Ch. 2 on/off control pin | In |
| 37 |  | CTL3: Ch. 3 on/off control pin | In |
| 38 |  | CTL4: Ch. 4 on/off control pin | In |

Terminal Equivalent Circuits (continued)


Terminal Equivalent Circuits (continued)


Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 54 |  | IN1: Ch. 1 error amplifier inverting input pin | In |
| 55 |  | EO1: Ch. 1 error amplifier output pin Source current: $-20 \mu \mathrm{~A}$ (typ.) <br> Sink current: 0.5 mA (min.) | Out |
| 56 |  | CT: Triangular wave oscillation frequency setting capacitor connection pin | Out |
| 57 |  | RT: Triangular wave oscillation frequency setting resistor connection pin | Out |
| 58 |  | $\mathrm{V}_{\text {REF }}$ : Reference voltage output pin | Out |
| 59 | (59) $7$ | SGND: Signal system grounding pin | - |

Terminal Equivalent Circuits (continued)

| Pin No. | Equivalent circuit | Description | In/Out |
| :---: | :---: | :---: | :---: |
| 60 |  | SCP: Time constant setting capacitor connection pin for ch. 1 to ch. 6 output short-circuit protection | Out |
| 61 |  | IN2: Ch. 2 error amplifier inverting input pin | In |
| 62 |  | EO2: Ch. 2 error amplifier output pin <br> Source current: $-20 \mu \mathrm{~A}$ (typ.) <br> Sink current: 0.5 mA (min.) | Out |
| 63 | (63) | IN4: Ch. 4 error amplifier inverting input pin | In |
| 64 |  | EO4: Ch. 4 error amplifier output pin Source current: - $20 \mu \mathrm{~A}$ (typ.) Sink current: 0.5 mA (min.) | Out |

## Usage Notes

1. $\mathrm{V}_{\mathrm{BAT}}$ rise up speed with $\mathrm{V}_{\mathrm{BAT}}$ pin (pin 48) input


Figure 1. Peripheral circuit for $V_{\text {BAT }}$ pin and $V_{\text {BATL }}$ pin


Figure 2. $\mathrm{V}_{\text {BATL }}$ pin voltage in the $\mathrm{V}_{\text {BAT }}$ pin input mode

A voltage propagation delay time $\left(\mathrm{t}_{\mathrm{d}}\right)$ from $\mathrm{V}_{\text {BAT }}$ pin (pin 48) to $\mathrm{V}_{\text {BATL }}$ (pin 47) is made at the battery input to pin 48. If the voltage rise speed ( $\mathrm{t}_{\mathrm{on}}$ ) of the $\mathrm{V}_{\text {BAT }}$ pin exceeds the specified value, the voltage also exceeds the pin's withstand voltage. Therefore, you are requested to use a bypass capacitor ( C 1 in fig. 1 ) of more than $0.055 \mu \mathrm{~F}$ capacitance.

The related equation is:

From $\mathrm{A}<3 \times \mathrm{C} 1 \times\left(\mathrm{R}_{\mathrm{b}}+\mathrm{Z}_{\mathrm{IC}}\right)$
$\mathrm{C} 1>\mathrm{A} /\left(3 \times\left(\mathrm{R}_{\mathrm{b}}+\mathrm{Z}_{\mathrm{IC}}\right)\right) \approx \mathrm{A} /\left(3 \times \mathrm{Z}_{\mathrm{IC}}\right)$. Equation (1)
C 1 can be calculated by substituting $500 \mu \mathrm{~s}$ for A and
$3 \mathrm{k} \Omega$ for $\mathrm{Z}_{\text {IC }}$ in the equation (1)
Thus C1 $>0.055 \mu \mathrm{~F}$

C 1 : Bypass capacitor
$\mathrm{R}_{\mathrm{b}}$ : Internal impedance of the battery
$\mathrm{Z}_{\mathrm{IC}}$ : Internal impedance of the $\mathrm{IC} \approx 3 \mathrm{k} \Omega$
A : Minimum time not exceeding the withstand voltage of $V_{\text {BAT }}$ pin at $V_{\text {BAT }}$ pin input: $500 \mu \mathrm{~s}$
2. $\mathrm{V}_{\mathrm{BAT}}$ voltage fall speed at $\mathrm{V}_{\mathrm{BAT}}$ pin (pin 48) input


Figure 3. Peripheral circuit for $V_{\text {BAT }}$ pin and $V_{\text {BATL }}$ pin
Figure 4. Example of operation error

## Usage Notes (continued)

2. $\mathrm{V}_{\mathrm{BAT}}$ voltage fall speed at $\mathrm{V}_{\text {BAT }}$ pin (pin 48) input (continued)

- On operation of the low voltage protection circuit when battery is applied to $\mathrm{V}_{\text {BAT }}$ pin.
$\mathrm{V}_{\text {BAT }}$ low voltage protection circuit operating voltage ( $\mathrm{V}_{\mathrm{UOFF}}$ ) characteristic in a battery voltage fall time of pin 48 is likely to go wrong operation area depending on the capacitance of C1 and C2. (See Figure 4.) Therefore, use it based on the relation of $(\mathrm{C} 1 / \mathrm{C} 2)>2000$.

The calculation equation is as follows:
$\mathrm{V}_{\text {BAT }}$ pin (pin 48) fall time $>\mathrm{V}_{\text {BATL }}$ pin (pin 47) fall time leads to:
$3 \times \mathrm{C} 1 \times \mathrm{Z}_{\mathrm{HIC}}>3 \times \mathrm{C} 2 \times \mathrm{Z}_{\mathrm{LIC}}$
$(\mathrm{C} 1 / \mathrm{C} 2)>\left(\mathrm{Z}_{\mathrm{LIC}} / \mathrm{Z}_{\mathrm{HIC}}\right) \approx\left(\mathrm{Z}_{\mathrm{LIC}} / \mathrm{R}\right)$
C 1 : $\mathrm{V}_{\text {BAT }}$ pin bypass capacitor
C2: $V_{\text {BATL }}$ pin capacitor
$\mathrm{R}_{\mathrm{b}}$ : Internal impedance of the battery
$\mathrm{Z}_{\mathrm{HIC}}$ : Internal impedance of the IC measured from $\mathrm{V}_{\mathrm{BAT}}$
$\mathrm{Z}_{\mathrm{LIC}}$ : Internal impedance of the IC measured from $\mathrm{V}_{\text {BATL }}$
R: Load without battery $\left(\mathrm{V}_{\mathrm{B}}\right) \approx 5 \Omega$ (worst case)

You can calculate $(\mathrm{C} 1 / \mathrm{C} 2)>2000$ using the equation (1).
Example) For $\mathrm{C} 2=0.1 \mu \mathrm{~F}$, you can get $\mathrm{C} 1=200 \mu \mathrm{~F}$.
3. This control IC is designed to operate by receiving ch. 0 DC-DC output voltage under a low input voltage operation.

For this reason, since its protection circuit is designed on the basis of the above operation, do not adopt any using method other than the application circuit examples. (Ex: The using method of directly applying the voltage to $\mathrm{SV}_{\mathrm{CC}}$ )

## 4. Power dissipation

The power dissipation $P$ of this IC is proportional to the supply voltage. It also changes depending on the output load of ch.0, and the FET input capacitance and the oscillation frequency of ch. 1 to ch.6. After referring to the $\mathrm{P}_{\mathrm{D}}$ $\mathrm{T}_{\mathrm{a}}$ curve on its sheet No., use the IC under its allowable power dissipation on the basis of the following equation
(Reference expression)

$$
\begin{aligned}
\mathrm{P}= & \left(\mathrm{SV}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{BE} \mathrm{Q} 1}-\frac{\mathrm{V}_{\mathrm{OUT} 1} \times \mathrm{I}_{\mathrm{OUT} 1} \times \mathrm{R}_{\mathrm{OUT}}}{\mathrm{~h}_{\mathrm{FE} Q 1} \times \mathrm{V}_{\mathrm{BAT}}}\right) \times \frac{\left(\mathrm{V}_{\mathrm{OUT} 1}-\mathrm{V}_{\mathrm{BAT}}\right) \times \mathrm{I}_{\mathrm{OUT}}}{\mathrm{~h}_{\mathrm{FE} \mathrm{Q} 1} \times \mathrm{V}_{\mathrm{BAT}}}+6 \times \mathrm{SV}_{\mathrm{CC}} \times \mathrm{C}_{\mathrm{iss}} \times \mathrm{f} \\
& +\mathrm{SV}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{BAT}} \times \mathrm{I}_{\mathrm{BAT}}<\mathrm{P}_{\mathrm{D}}
\end{aligned}
$$

$\mathrm{V}_{\mathrm{BEQ} 1}$ : Ch. 0 NPN transistor base-emitter voltage
$\mathrm{h}_{\mathrm{FE} \mathrm{Q}_{1}}$ : Ch. 0 NPN transistor current amplification ratio
$\mathrm{R}_{\text {OUT }}$ : Ch. 0 NPN transistor bias current limiting resistance
$\mathrm{C}_{\text {iss }}$ : Ch. 1 to ch. 6 output connection FET input capacitance
f : Oscillation frequency
$\mathrm{I}_{\mathrm{CC}}: \mathrm{SV}_{\mathrm{CC}}, \mathrm{PV}_{\mathrm{CC} 1}, \mathrm{PV}_{\mathrm{CC} 2}$ and $\mathrm{PV}_{\mathrm{CC} 3}$ pin current
$\mathrm{I}_{\text {BAT }}: \mathrm{V}_{\text {BAT }}$ or $\mathrm{V}_{\text {BATL }}$ pin current
5. PNSW2: Ch. 2 high-side P -ch., N-ch. switching pin

- In the case of P-ch., connect to $\mathrm{PV}_{\mathrm{CC} 2}$
- In the case of N-ch., connect to MO2

PNSW3: Ch. 2 high-side P-ch., N-ch. switching pin

- In the case of P-ch., connect to $\mathrm{PV}_{\mathrm{CC} 3}$
- In the case of N-ch., connect to MO3


## Application Notes

## [1] Functional outline descriptions

1. Functional outline description figure
<Start>
1) After power supply connection, turn on the control pin CTLO.
2) PWM control operates to step-up the supply voltage and this voltage is applied to $S V_{C C}$ pin.
3) When $\mathrm{SV}_{\mathrm{CC}}$ becomes higher than 4.2 V , the oscillation changes over from the internal oscillator to the triangular wave oscillator and $\mathrm{SV}_{\mathrm{CC}}$ is at 5 V . This becomes the power supply for the entire IC and the whole IC starts its operations.


Figure 1. Configuration example
Note) Voltage set-up: Transform to a voltage higher than supply voltage
Voltage step-down: Transform to a voltage lower than supply voltage

## Application Notes (continued)

## [1] Functional outline descriptions (continued)

2. Outline of rise time operation (Refer to the rise time timing chart on the next page)
1) Connect the power supply to $\mathrm{V}_{\text {BATL }} \operatorname{pin}(\operatorname{pin} 47)(1.5 \mathrm{~V}$ to 4.6 V$)$ or $\mathrm{V}_{\text {BAT }} \operatorname{pin}(\operatorname{pin} 48)(2.8 \mathrm{~V}$ to 7.2 V$)$.
2) When ch. 0 (power supply for IC drive) control pin (CTL0: Pin17) is turned on, the pulse voltage output is given to DRV0 pin (pin 25) by the PWM control circuit and the voltage of IC power supply pin $\mathrm{SV}_{\mathrm{CC}}$ (pin 44) rises.

- Since the timer of the short-circuit protection circuit for ch. 0 operates for the period until ch. 0 error amplifier output voltage (EO0: pin 53) stabilizes, consideration should be given to the rise setting of each part. (SCP0 pin voltage increases due to the charging of timer setting capacitor connected to SCP0 pin (pin 46)). (Refer to "[2] Functional Descriptions of Each Block 6. Timer latch type short-circuit protection circuit block for ch.0")
- IC output pin voltage of each channel is not generated until each CTL pin is turned on.

3) After turning on the control pin of each channel, the PWM output pulse voltage is given from IC output pin of each channel and the power supply circuit output voltage of each channel is generated.

- Since the timer of the short-circuit protection circuit for ch. 1 to ch. 6 operates (SCP pin: pin 60 voltage increase) for the period until the error amplifier output voltage of each channel (EO1 to EO6) stabilizes, consideration should be given to the rise setting of each part.
(Refer to "[2] Functional descriptions of each block 7. Timer latch type short-circuit protection circuit block for ch. 1 to ch.6")

4) If any one of the power supply circuit output pin voltages of ch. 1 to ch. 6 drops in the steady-state due to overloading or short circuiting, the error amplifier output voltage of relevant channel increases and the timer of the short-circuit protection circuit for ch. 1 to ch. 6 operates.

- If SCP pin voltage becomes a value higher than the threshold, ch. 1 to ch. 6 PWM output pulse stops so as to turn off the power supply circuit.
(1) When TOSH pin (pin 24) is high: All channels stop simultaneously.
(2) When TOSH pin (pin 24) is low: Only the short circuited channel stops.
(Refer to "[2] Functional descriptions of each block 7. Timer latch type short-circuit protection circuit block for ch. 1 to ch.6")

5) If $\mathrm{SV}_{\mathrm{CC}}$ voltage drops to a point under 4.0 V due to overloading or short circuiting, the PWM pulse of ch. 1 to ch. 6 stops. Moreover the timer of the short-circuit protection circuit for ch. 0 starts, and the voltage of the terminal SCP0 rises when the output of EO0 becomes more than the threshold voltage. The PWM pulse of ch. 0 stops when the voltage of the terminal SCP0 becomes more than the threshold voltage. Ch. 0 PWM pulse stops so as to turn off the power supply circuit.
(Refer to "[2] Functional descriptions of each block 6. Timer latch type short-circuit protection circuit block for ch.0")

## Application Notes (continued)

[1] Functional outline descriptions (continued)
3. Rising timing chart (typical chart) 1


Note) For 1) to 4), refer to the description on the previous page.

## Application Notes (continued)

## [1] Functional outline descriptions (continued)

4. Rising timing chart (typical chart) 2: Short-circuit protection circuit operation for ch. 0

[2] Function descriptions of each block
5. Reference voltage block

This block consists of band gap circuit and provides 1.26 V (typ.) reference voltage output with a temperature compensation accuracy of $\pm 1 \%$.

The reference voltage is stabilized at a supply voltage ( $\mathrm{SV}_{\mathrm{CC}}$ ) over 4.2 V (typ.). This voltage is used as the reference voltage for error amplifier 0 to 6 , the regulator amplifier and the short-circuit protection circuit, etc.
2. Triangular wave oscillation block

1) PWM operation

After ch. 0 (Built-in IC power supply) start up, the triangular wave with high wave value of approx. 1.40 V and low wave value of approx. 0.55 V by the timing capacitor on CT pin (pin 56) and RT pin (pin 57) connection resistor is generated, and the connection is made inside the IC to the non-reverse input of PWM comparator of each channel.

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

2. Triangular wave oscillation block (continued)
2) PWM operation (continued)

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{OSC}}=\frac{1}{\mathrm{t}_{1}+\mathrm{t}_{2}}=\frac{\mathrm{I}_{\mathrm{O}}}{2 \times \mathrm{C}_{\mathrm{T}} \times\left(\mathrm{V}_{\mathrm{CTH}}-\mathrm{V}_{\mathrm{CTL}}\right)} \\
& \mathrm{I}_{\mathrm{O}}=2 \times \frac{\mathrm{V}_{\mathrm{RT}}}{\mathrm{R}_{\mathrm{T}}}=2 \times \frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{T}}} \\
& \mathrm{~V}_{\mathrm{CTH}}-\mathrm{V}_{\mathrm{CTL}}=0.85 \mathrm{~V} \\
& \mathrm{f} \approx \frac{1}{0.67 \times \mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T}}}[\mathrm{~Hz}]
\end{aligned}
$$



Figure 2. Triangular oscillation waveform

However, since the above equations are for the calculation when the oscillation frequency of the product specifications is at 550 kHz , the time for loosting charge if the frequency is variable, the amount of overshoot and under shoot are not taken into consideration.

When the frequency is variable, the calculation value obtained from the above equations is just a standard. Confirm the final result with the actual equipment.
Notes) When setting the oscillation frequency, the recommended value for the timing capacitor connected to CT pin (pin 56) is 180 pF and the resistor to RT pin (pin 57) is $33 \mathrm{k} \Omega$.
3) Frequency change-over

It is possible to change over the triangular oscillation frequency by COCS pin (Pin32) setting.
(1) COCS pin is high: Oscillation frequency decreases ( 20 kHz typ.)
(2) COCS pin is low: Oscillation frequency normal ( 550 kHz typ.)
3. $\mathrm{V}_{\mathrm{BAT}}, \mathrm{V}_{\text {BATL }}$ low voltage protection circuit block

This part protects the system from breakdown or degradation due to a malfunction control in the transition state of $\mathrm{V}_{\text {BAT }}$ or $\mathrm{V}_{\text {BATL }}$ start and stop.

1) $V_{\text {BAT }}$ input time

For the period until $\mathrm{V}_{\text {BAT }}$ pin (pin 48 ) voltage reaches 2.28 V (typ.) in its rise time, and when it goes below 2.23 V in its fall time, ch. 0 (internal power supply of IC) output is completely stopped by cutting off the bias to the startup oscillation circuit.
2) $V_{\text {BATL }}$ input time

For the period until $\mathrm{V}_{\text {batL }}$ pin (pin 47) voltage reaches 1.418 V (typ.) in its rise time, and when it goes below 1.338 V in its fall time, ch. 0 (internal power supply of IC) output is completely stopped by cutting off the bias to the startup oscillation circuit.
4. $\mathrm{SV}_{\mathrm{CC}}$ low voltage protection circuit block

This part protects the system from breakdown or degradation due to a malfunction control in the generation transition state of the internal power supply of IC $\left(\mathrm{SV}_{\mathrm{CC}}\right)$ by the ch. 0 (Built-in IC power supply) start and stop.

For the period until $\mathrm{SV}_{\mathrm{CC}}$ pin voltage (ch. 0 output voltage) (pin 44) reaches 4.2 V (typ.) in its rise time, the output drive transistor is cut off ( $100 \%$ quiescent period) by setting SCP0 pin (pin 46), each SS pin (pin 7 to pin 12) and each EO pin (pin 55, pin 62, pin 50, pin 64, pin 2 and pin 4) at 0 V .

## Application Notes (continued)

[2] Functional descriptions of each block (continued)
4. $\mathrm{SV}_{\mathrm{CC}}$ low voltage protection circuit block (continued)


Figure 3. Low voltage protection circuit operation timing chart at $\mathrm{V}_{\mathrm{BAT}}, \mathrm{V}_{\text {BATL }}$ and $\mathrm{SV}_{\mathrm{CC}}$ start time (Typical chart)
5. Error amplifier block

This part is the error amplifier for NPN transistor input. It detects the output voltage from the DC-DC converter and inputs the amplified signal to PWM comparator.

The non-reverse input of each channel (reference side) is set at 1.26 V (typ.) of the internal reference voltage. It is possible to carry out an arbitrary gain setting and phase compensation by the connection of a resistor and capacitor between EO pin and IN pin of each channel.

- Ch. 0

- Ch. 2

Comern

- Ch. 1

- Ch. 3


Figure 4. Connection of each channel error amplifier

## Application Notes (continued)

[2] Functional descriptions of each block (continued)
5. Error amplifier block (continued)

- Ch. 4

- Ch. 6

- Ch. 5


Figure 4. Connection of each channel error amplifier (continued)

1) Ch. 0 part output voltage setting

Ch. 0 has a built-in voltage setting resistor so that the output voltage is set at 5.0 V (typ.).
2) Ch. 1 to ch. 6 part output voltage setting

The voltage for ch. 1 to ch. 6 can be set by the connection of external voltage setting resistors as shown in the following diagram.


$$
\begin{align*}
\mathrm{V}_{\text {OUT }} & =\mathrm{V}_{\text {REF }} \times \frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 2}[\mathrm{~V}]  \tag{V}\\
& =1.26 \mathrm{~V} \times \frac{\mathrm{R} 1+\mathrm{R} 2}{\mathrm{R} 2}[\mathrm{~V}] \text { (typ.) }
\end{align*}
$$

Figure 5. Output voltage setting
6. Timer latch type short-circuit protection circuit block for ch. 0

This block protects an external main switching device, flywheel diode and choke coil from breakdown or degradation if ch. 0 output is maintained in an overloading or short circuiting condition for a certain period of time.

This protection circuit recognizes a drop of ch. 0 output, which is the $I^{\prime \prime} S^{S C} V_{C C}$ power supply, as short circuiting and operates the protection circuit.

If ch. 0 output voltage ( $\mathrm{SV}_{\mathrm{CC}}$ ) drops and goes below the latch threshold voltage described later, the timer circuit is operated by the output reversing of the short-circuit detection comparator (S.C.P. comp.), and the protection enable capacitor externally attached to SCP0 pin (Pin46) starts charging.

Unless ch. 0 output voltage $\left(\mathrm{SV}_{\mathrm{CC}}\right)$ returns to the normal voltage range $\left(\mathrm{SV}_{\mathrm{CC}}>4.2 \mathrm{~V}\right)$ until the voltage of this capacitor reaches;
with $\mathrm{V}_{\text {BATL }}$ input: 1.24 V (typ.)
with $\mathrm{V}_{\text {BAT }}$ input: 1.217 V (typ.),

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

6. Timer latch type short-circuit protection circuit block for ch. 0 (continued)

Also, this short-circuit protection circuit stops all of them from ch. 1 to ch. 6 because of ch. 0 output, that is $\mathrm{SV}_{\mathrm{CC}}$, is short-circuit. The short-circuit protection can be canceled by either the following 1) or 2) method.

1) Once reduce $V_{\text {BATL }}$ ( $\operatorname{pin} 47$ ) or $V_{\text {BAT }}(\operatorname{pin} 48)$ potential to a voltage below the lower threshold voltage limit of $\mathrm{V}_{\mathrm{BAT}}, \mathrm{V}_{\mathrm{BATL}}$ low voltage protection circuit, and restart .
2) Bringing down CTL0 pin (pin 17) to low-level, and restart.

Note) When the power supply is started up, it is recognized as short-circuit state so that SCP0 pin voltage (pin 46) starts charging. For this reason, it is necessary to set SCP0 pin capacitance so as to start up DC-DC converter output voltage before the IC sets the short-circuit detection and latch circuit


Figure 6. Ch. 0 output short-circuit protective operation timing chart
(Typical chart)
$<\mathrm{V}_{\text {BATL }}$ input time>
$\mathrm{T}_{\mathrm{SCP} 0}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times \mathrm{V}_{\mathrm{LTH} 0}}{\mathrm{I}_{\mathrm{CHG} 0}}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times 1.24}{2.22 \mu \mathrm{~A}}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times 10^{6}}{1.79}[\mathrm{~s}]$ (typ.)
$<\mathrm{V}_{\mathrm{BAT}}$ input time>
$\mathrm{T}_{\mathrm{SCP} 0}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times \mathrm{V}_{\mathrm{LTH} 0}}{\mathrm{I}_{\mathrm{CHG} 0}}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times 1.217}{2.22 \mu \mathrm{~A}}=\frac{\mathrm{C}_{\mathrm{SCP} 0} \times 10^{6}}{1.82}[\mathrm{~s}]$ (typ.) $\quad * \mathrm{C}_{\mathrm{SCP} 0}: \mathrm{SCP} 0$ pin connection capacitance
7. Timer latch type short-circuit protection circuit block for ch. 1 to ch. 6

1) This block protects an external main switching device, flywheel diode and choke coil from breakdown or degradation if each output is maintained in an overloading or short circuiting condition for a certain period of time. This protection circuit detects short-circuit by the output signal of each error amplifier.

If the output voltage of DC-DC converter drops and any one of the pin voltages of EO1 to EO6 (pin 55, pin 62 , pin 50 , pin 64 , pin 2 and pin 4 ) exceeds 1.6 V (typ.), the timer circuit is operated by the output reversing of the short-circuit detection comparator (S.C.P. comp.), and the protection enable capacitor externally attached to SCP pin (pin 60) starts charging. Unless the error amplifier output voltage returns to the normal voltage range until the voltage of this capacitor reaches 1.268 V (typ.), the latch circuit is set, the output drive transistor is cut off and the quiescent period becomes $100 \%$.
The short-circuit protection can be canceled by either the following 1) or 2) method.
(1) Once reduce $\mathrm{V}_{\text {BATL }}$ (pin 47) or $\mathrm{V}_{\text {BAT }}$ ( $\operatorname{pin} 48$ ) potential to a voltage below the lower threshold voltage limit of $\mathrm{V}_{\text {BAT }}, \mathrm{V}_{\text {BATL }}$ low voltage protection circuit, and restart .
(2) Bring down CTL0 pin (pin 17) to low-level, and restart.

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

7. Timer latch type short-circuit protection circuit block for ch. 1 to ch. 6 (continued)
2) Total shutdown setting

TOSH pin (pin 24) setting allows the selection of channels whose operation is stopped by the short-circuit protection circuit, either only short-circuit channel or all ch. 0 to ch. 6 channels.
(1) TOSH pin (pin 24) is high: All channels shutdown
(2) TOSH pin (pin 24) is low: Only short-circuit channel shutdown

Note) When the power supply is started up, it is recognized as short-circuit state so that SCP pin voltage (pin 60) starts charging. For this reason, it is necessary to set SCP pin capacitance so as to start up DC-DC converter output voltage before the IC sets the short-circuit detection and latch circuit. A care must be taken especially when applying the softstart because the startup time extends.


Figure 7. Ch. 1 to ch. 6 output short-circuit protective operation timing chart (Typical chart)

$$
\mathrm{T}_{\mathrm{SCP}}=\frac{\mathrm{C}_{\mathrm{SCP}} \times \mathrm{V}_{\mathrm{LTH}}}{\mathrm{I}_{\mathrm{CHG}}}=\frac{\mathrm{C}_{\mathrm{SCP}} \times 1.268}{1.282 \mu \mathrm{~A}}=\frac{\mathrm{C}_{\mathrm{SCP}} \times 10^{6}}{0.989}[\mathrm{~s}] \text { (typ.) } \quad * \begin{aligned}
& \mathrm{C}_{\mathrm{SCP}}: \text { SCP pin connection capacitance } \\
& \mathrm{I}_{\mathrm{CHG}}: \text { SCP pin charge current }
\end{aligned}
$$

8. PWM comparator block

PWM comparator controls the output pulse On period according to the input voltage.
It puts the output pin of each channel in high-level and turns on the output transistor during the period when the triangular wave voltage of CT pin (pin 56) is lower than each SS* pin voltage and each EO* pin voltage.

The maximum duty ratio is internally set by the triangular wave voltage and each $\mathrm{SS} *$ pin setting voltage.
The maximum duty ratio is internally set at $88 \%$ (typ.) for all channels. However, it can be set at any value from $0 \%$ to $100 \%$ by the connection of a resistor between each SS pin and SGND (pin 59) or $\mathrm{V}_{\text {REF }}$ pin (pin 58).

Also, the softstart which gradually expands the On period of the output pulse at the startup time operates by a capacitor connection between each SS pin and GND.

- Max-Du setting equation
$\mathrm{MaxDu}=\frac{\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{CTL}}}{\mathrm{V}_{\mathrm{CTH}}-\mathrm{V}_{\mathrm{CTL}}} \times 100[\%]$
where,
$\mathrm{V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{REF}}{ }^{\prime} \times \frac{\mathrm{RO} 2}{\mathrm{RO} 1+\mathrm{RO} 2}[\mathrm{~V}]$
$\mathrm{V}_{\mathrm{CTH}}=1.40 \mathrm{~V}$ (typ.)
$\mathrm{V}_{\mathrm{CTL}}=0.55 \mathrm{~V}$ (typ.)
$\mathrm{V}_{\text {REF }}{ }^{\prime}=1.94 \mathrm{~V}$ (typ.)


Figure 8. Output Du and softstart setting diagram

## Application Notes (continued)

[2] Functional descriptions of each block (continued)
8. PWM comparator block (continued)


Figure 9. PWM comparator operation and softstart operation timing chart (Typical chart)

Actually measured value and calculated value may not agree due to the delay of PWM comparator operation and the shift of $\mathrm{V}_{\mathrm{CTH}}, \mathrm{V}_{\mathrm{XTL}}$ value of triangular wave oscillation. Adjust with actually mounted circuit board.
9. Ch. 0 output part

1) Operational explanation
(1) Output circuit is open drain configuration.
(2) Exclusive-use for voltage step-up circuit
(3) Output stage has built-in power MOSFET ( N -ch.) and on-state resistance is $1.2 \Omega$ (max.).
(4) Exclusive-use for IC's internal power supply and the setting voltage is 5 V .

- The circuit block of ch. 0 output part and the peripheral circuit example are shown in figure 10.


Figure 10
10. Ch. 1 output part

1) Operational explanation
(1) Output circuit is CMOS configuration.

- The circuit block of ch. 1 output part and the peripheral circuit example are shown in figure 11.


Figure 11

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

11. Ch. 2 output block
1) Operational explanation
(1) The output circuit is synchronous rectification method.
(2) The output stage for both HO 2 ( $\operatorname{pin} 22$ ) and LO 2 (pin 19) is CMOS configuration.
(3) It is set up at either the voltage step-up or step-down by the selection of the the supply voltage connection pin.
i) If the power supply is connected to $V_{\text {BATL }}$ pin (pin 47), it is set at the voltage step-up.
ii) If the power supply is connected to $\mathrm{V}_{\text {BAT }}$ pin (pin 48), it is set at the voltage step-down.
(4) The setting of PNSW2 pin (pin 13) allows the selection of either N-ch. or P-ch. for the HO2 output driven external SW device.
i) PNS pin is high: P-ch. FET drive (connect to $\mathrm{PV}_{\mathrm{CC} 2}$ )
ii) PNS pin is low: N-ch. FET drive (connect to MO2)
(5) The synchronous rectification is stopped by STOP pin (pin 18) setting.
i) STOP pin is high: Synchronous rectification stops
a) Voltage step-up time: HO 2 output stops
b) Voltage step-down time: LO2 output stops

At that time, a rectification diode is required in place of the stopped FET.
ii) STOP pin is low: Synchronous rectification operates

The synchronous rectification stop is performed at the same time with ch.3.
2) Voltage step-up time

- Ch. 2 output part circuit block and the voltage step-up time peripheral circuit example are shown in figure 12.


Figure 12
(1) PWM output voltage

- The PWM output voltage is supplied from HO2 pin (pin 22) and LO2 pin (pin 19) to drive FET Tr1 and Tr 2 respectively. Both pin voltages are as shown in figure 13.
- When $\operatorname{Tr} 2$ is On, the current flows through the path from the power supply $\left(\mathrm{V}_{\text {BATL }}\right) \rightarrow$ coil $\rightarrow \operatorname{Tr} 2 \rightarrow$ GND and the electric power is supplied to the coil. At this time, Tr1 is Off.
- Next when Tr2 is Off, Tr1 goes On, and the electric power accumulated in the coil is supplied to the output through Tr1.
(2) Quiescent period
- The PMW output voltages given from HO 2 pin (pin 22) and LO2 (pin 19) are provided with the quiescent period $t_{d}$ in which both become off state as shown in figure 13. This is provided for the prevention of simultaneous turning On of Tr 1 and Tr 2 .



## Application Notes (continued)

[2] Functional descriptions of each block (continued)
11. Ch. 2 output block (continued)
3) Voltage step-down time

- Ch. 2 output part circuit block and the voltage step-down time peripheral circuit example are shown in figure 14.


Figure 14
(1) PWM output voltage

- The PWM output voltage is supplied from HO2 pin (pin 22) and LO2 pin (pin 19) to drive FET Tr1 and Tr 2 respectively. Both pin voltages are as shown in figure 15.
- When $\operatorname{Tr} 1$ is On, the current flows through the path from the power supply $\left(\mathrm{V}_{\text {BAT }}\right) \rightarrow \mathrm{Tr} 1 \rightarrow$ coil $\rightarrow$ output and the electric power is supplied to the coil. At this time, $\operatorname{Tr} 2$ is off.
- Next when Tr1 is Off, Tr2 goes On, and the electric power accumulated in the coil is supplied to the output through $\operatorname{Tr} 2$.
(2) Quiescent period
- As same as the case of voltage step-up, the PMW output voltages given from HO2 pin (pin 22) and LO 2 (pin 19) are provided with the quiescent period $t d$ in which both become Off state as shown in


Figure 15

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

11. Ch. 2 output block (continued)
4) Bootstrap circuit

A bootstrap circuit is provided for driving N-ch. MOSFET: Tr1. This bootstrap circuit is provided for keeping the gate-source voltage of N -ch. MOSFET: Tr1 over the gate threshold voltage by increasing highlevel of HO 2 pin (pin 22) to a voltage higher than Vcc when N -ch. MOSFET: Tr 1 is On.
(1) Operational explanation of bootstrap circuit
i) Voltage step-up case

[Each part voltage outline chart]


Figure 16
a) Off period of N-ch MOSFET ( Tr 1 )

- N-ch MOSFET (Tr2) is On (LO2: High) in the period when Tr1 is Off, and the source voltage $\left(\mathrm{V}_{\mathrm{MO} 2}\right)$ of Tr 1 corresponds to a portion of $\operatorname{Tr} 2\left(\mathrm{~V}_{\mathrm{ON} 2}\right)$ voltage drop which is approximately equal to GND voltage. $(* 1)$
- When the forward voltage of diode D is $\mathrm{V}_{\mathrm{D}}$, the potential $\mathrm{VPV}_{\mathrm{CC} 2}$ of IC's internal output circuit power supply $\mathrm{PV}_{\mathrm{CC} 2}$ becomes;

$$
\mathrm{VPV}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}
$$

and the charge voltage $\mathrm{V}_{\mathrm{CB}}$ of capacitor CB for bootstrap becomes; $V_{C B}=\left(V P V_{C C 2}\right)-V_{\mathrm{ON} 2} \approx V_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}$
b) On-period of N-ch MOSFET ( Tr 1 )

- $\operatorname{Tr} 2$ is Off in the period when $\operatorname{Tr} 1$ is On, and the current is being supplied from the power supply $\mathrm{V}_{\text {BATL }}$ to the output through coil L and Tr 1 . When the voltage drop of $\operatorname{Tr} 1$ is $\mathrm{V}_{\mathrm{ON} 1}$, the source voltage ( $\mathrm{V}_{\mathrm{MO} 2}$ ) of Tr1 becomes;
$\mathrm{V}_{\mathrm{MO} 2}=\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{ON} 1}$
and it approximately equal to the output voltage ( $\mathrm{V}_{\text {OUT }}$ ). (*1)
- The potential $\mathrm{VPV}_{\mathrm{CC} 2}$ of IC's internal output circuit power supply $\mathrm{PV}_{\mathrm{CC} 2}$ is maintained because the capacitor for bootstrap CB is being charged for the period t 1 so that it becomes;
$\mathrm{VPV}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{MO} 2}+\mathrm{V}_{\mathrm{CB}}$
- The voltage $\left(\mathrm{V}_{\mathrm{HO} 2}\right)$ of the output pin HO 2 of IC is at the voltage approximately equal to the power supply voltage $\mathrm{PV}_{\mathrm{CC} 2}$ since the output circuit inside the IC is high. Therefore, $\mathrm{V}_{\mathrm{GS} 1}$ which is the gate-source voltage of Tr1 is;
$\mathrm{V}_{\mathrm{GS} 1}=\mathrm{V}_{\mathrm{HO} 2}-\mathrm{V}_{\mathrm{MO} 2} \approx \mathrm{VPV}_{\mathrm{CC} 2}-\mathrm{V}_{\mathrm{MO} 2}=\mathrm{V}_{\mathrm{CB}}$
here, $\mathrm{V}_{\mathrm{CB}}$ is charged at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}$ during the Off period of $\operatorname{Tr} 1$ so that the voltage sufficient to turn On Tr1 can be maintained.

Note) $* 1$ : It is desirable to use MOSFET with low On resistance for $\operatorname{Tr} 1 / \operatorname{Tr} 2$.

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

11. Ch. 2 output block (continued)
4) Bootstrap circuit (continued)
(1) Operational explanation of bootstrap circuit (continued)
ii) Voltage step-down case

[Each part voltage outline chart]


Figure 17
a) Off period of N -ch MOSFET ( Tr 1 )

- N-ch MOSFET (Tr2) is On (LO2: High) in the period when Tr 1 is Off, and the source voltage $\left(\mathrm{V}_{\mathrm{MO} 2}\right)$ of $\operatorname{Tr} 1$ corresponds to a portion of $\operatorname{Tr} 2\left(\mathrm{~V}_{\mathrm{ON} 2}\right)$ voltage drop which is approximately equal to GND voltage. (*2)
- When the forward voltage of diode D is $\mathrm{V}_{\mathrm{D}}$, the potential $\mathrm{VPV}_{\mathrm{CC} 2}$ of IC's internal output circuit power supply $\mathrm{PV}_{\mathrm{CC} 2}$ becomes;

$$
V_{P V}^{C C 2}=V_{C C}-V_{D}
$$

and the charge voltage $V_{C B}$ of capacitor CB for bootstrap becomes;

$$
V_{\mathrm{CB}}=\left(\mathrm{VPV}_{\mathrm{CC} 2}\right)-\mathrm{V}_{\mathrm{ON} 2} \approx \mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}
$$

b) On-period of N-ch MOSFET ( Tr 1 )

- Tr 2 is Off in the period when $\operatorname{Tr} 1$ is On, and the current is being supplied from the power supply $\mathrm{V}_{\mathrm{BAT}}$ to the output through coil L and Tr 1 . When the voltage drop of $\operatorname{Tr} 1$ is $\mathrm{V}_{\mathrm{ON} 1}$, the source voltage ( $\mathrm{V}_{\mathrm{MO} 2}$ ) of Tr1 becomes;
$\mathrm{V}_{\mathrm{MO} 2}=\mathrm{V}_{\mathrm{BAT}}-\mathrm{V}_{\mathrm{ON} 1}$
and it approximately equal to the output voltage $\left(\mathrm{V}_{\mathrm{BAT}}\right) .(* 2)$
- The potential $\mathrm{VPV}_{\mathrm{CC} 2}$ of IC's internal output circuit power supply $\mathrm{PV}_{\mathrm{CC} 2}$ is maintained because the capacitor for bootstrap CB is being charged for the period t 1 so that it becomes;

$$
\mathrm{VPV}_{\mathrm{CC} 2}=\mathrm{V}_{\mathrm{MO} 2}+\mathrm{V}_{\mathrm{CB}}
$$

- The voltage $\left(\mathrm{V}_{\mathrm{HO} 2}\right)$ of the output pin HO 2 of IC is at the voltage approximately equal to the power supply voltage $\mathrm{PV}_{\mathrm{CC} 2}$ since the output circuit inside the IC is high. Therefore, $\mathrm{V}_{\mathrm{GS} 1}$ which is the gate-source voltage of Tr1 is;
$\mathrm{V}_{\mathrm{GS} 1}=\mathrm{V}_{\mathrm{HO} 2}-\mathrm{V}_{\mathrm{MO} 2} \approx \mathrm{VPV}_{\mathrm{CC} 2}-\mathrm{V}_{\mathrm{MO} 2}=\mathrm{V}_{\mathrm{CB}}$
here, $\mathrm{V}_{\mathrm{CB}}$ is charged at $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}}$ during the Off period of Tr 1 so that the voltage sufficient to turn On Tr 1 can be maintained.

Note) *2 : It is desirable to use MOSFET with low On resistance for $\operatorname{Tr} 1 / \operatorname{Tr} 2$.

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

11. Ch. 2 output block (continued)
4) Bootstrap circuit (continued)
(2) Bootstrap circuit usage notes
i) Operating power supply voltage range

Use an operating power supply voltage with a sufficient margin since $\mathrm{PV}_{\mathrm{CC} 2}$ pin voltage (pin 23) exceeds $\mathrm{V}_{\mathrm{CC}}$ as shown below when N -ch. MOSFET ( Tr 1 ), being a switching device, is turned on.
$\mathrm{VPV}_{\mathrm{CC} 2} \approx \mathrm{~V}_{\mathrm{MO} 2}+\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}} \approx \mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{ON} 1}-\mathrm{V}_{\mathrm{D}}$ : Voltage step-up time
$\mathrm{VPV}_{\mathrm{CC} 2} \approx \mathrm{~V}_{\mathrm{MO} 2}+\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{D}} \approx \mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{BAT}}-\mathrm{V}_{\mathrm{ON} 1}-\mathrm{V}_{\mathrm{D}}$ : Voltage stap-down time
ii) Bootstrap capacitor constant setting

The bootstrap capacitor pulls up $\mathrm{PV}_{\mathrm{CC} 2}$ pin voltage to a point over $\mathrm{V}_{\mathrm{CC}}$ by capacitance coupling with the source side of N -ch. MOSFET when it is turn-on. At this time, the bootstrap capacitor is discharged by the gate drive current of N-ch. MOSFET. A too small capacitance value setting for the bootstrap capacitor may cause the efficiency drop due to switching loss increase.

Therefore, a sufficiently large capacitance setting value should be taken as compared with the gate input capacitance.
12. Ch. 3 output block

1) Operational explanation
(1) The output circuit is synchronous rectification method.
(2) The output stage is CMOS configuration for both HO 3 (pin 33) and LO3 (pin 29).
(3) Exclusive-use for voltage step-down circuit.
(4) The setting of PNSW3 pin (pin 45) allows the selection of either N-ch. or P-ch. for the HO3 output driven external SW device.
i) PNSW pin is high: P-ch. FET drive (connect to $\mathrm{PV}_{\mathrm{CC} 3}$ )
ii) PNSW pin is low: N-ch. FET drive (connect to MO3)
(5) LO3 (pin 29) output is turned off and the synchronous rectification is stopped by setting of STOP pin (pin 18).
i) STOP pin is high: Synchronous rectification stops At that time, a rectification diode is required in place of the stopped FET.
ii) STOP pin is low: Synchronous rectification operates

The synchronous rectification stop is carried out simultaneously with ch.2.
(6) The circuit operation is similar to ch. 2 voltage step-down circuit.
(7) The quiescent period is also similar to ch. 2 voltage step-down circuit.
(8) The bootstrap circuit is also similar to ch. 2 voltage step-down circuit.


Figure 18
Refer to the items for ch. 2 for the concrete circuit operations.

## Application Notes (continued)

## [2] Functional descriptions of each block (continued)

13. Ch. 4 output block
1) Operational explanation
(1) Output circuit is CMOS configuration.

The circuit block of ch. 4 to ch. 6 output part and the peripheral circuit example are shown in figure 19.


Figure 19
14. CTL block

Each ch. 0 to ch. 6 channel turns On each time by bringing CTL* pin (CTL0 to CTL6) for each ch. 0 to ch. 6 to high-level. Each channel turns Off if CTL* pin is brought to low-level ( $<0.3 \mathrm{~V}$ ).

1) The maximum applied voltage for each CTL* pin: Bring it under $\mathrm{SV}_{\mathrm{CC}}(\operatorname{pin} 44)+0.1 \mathrm{~V}$
2) This IC's ch. 0 output is IC's power supply $\left(\mathrm{SV}_{\mathrm{CC}}\right)$ so that On/Off operation of other channels can not be performed unless ch. 0 is started up.
15. Regulator amplifier block
1) Operational explanation
(1) A regulator amplifier is built in this IC which makes up a three terminal voltage regulator by the connection of an external PNP transistor to DI pin (pin 43) and DO pin (pin 41).
Ch. 0 output is exclusive-use for voltage step-up circuit control. Therefore, if the power supply input is from $\mathrm{V}_{\text {BAT }}$ pin, it is possible to maintain ch. 0 output in stabile state by using the regulator amplifier as shown below.
(2) Output circuit is open drain configuration.
(3) Output sink current is 20 mA (typ.).

The circuit block of the regulator output part and the peripheral circuit example are shown in figure 20.


Figure 20

## Application Notes (continued)

[2] Functional descriptions of each block (continued)
16. Overvoltage protection circuit block

The protection circuit stops ch. 0 output completely by cutting off the bias to the startup oscillation circuit if $\mathrm{V}_{\text {BATL }}$ pin (pin 47) voltage exceeds 4.2 V (typ.).
17. Thermal protection circuit block

This IC is incorporating the built-in temperature detection circuit. The protection circuit stops all channel outputs completely by cutting off the bias to the startup oscillation circuit if the temperature inside the IC exceeds $125^{\circ} \mathrm{C}$ (typ.).
18. Assist driver circuit block

1) Operational explanation
(1) The output circuit is CMOS configuration.
(2) As the supplement to ch.0, an external power transistor is connected and used in parallel with ch.0. The output part circuit block is shown in figure 21.


Figure 21

## Application Circuit Example

- Application circuit example 1 (4 pcs of unit-3 battery: 3.6 V to 7.2 V )



## Application Circuit Example (continued)

- Application circuit example 2 (Li secondary battery $-1: 2.8 \mathrm{~V}$ to 4.2 V )
- Ch.2, ch. 3 output FET (High-side): Using N-ch. FET



## - Application Circuit Example (continued)

- Application circuit example 3 (Li secondary battery -2: 2.8 V to 4.2 V )
- Ch.2, ch. 3 output FET (High-side): Using P-ch. FET



## Application Circuit Example (continued)

- Application circuit example 4 ( 2 pcs of unit-3 battery -1 : 1.5 V to 3.6 V )
- Ch.2, ch. 3 output FET (High-side): Using N-ch. FET



## - Application Circuit Example (continued)

- Application circuit example 5 ( 2 pcs of unit-3 battery -2 : 1.5 V to 3.6 V )
- Ch.2, ch. 3 output FET (High-side): Using P-ch. FET


Recommended Operating Conditions

| Parameter | Symbol | Recommended value | Unit |
| :--- | :---: | :---: | :---: |
| Timing resister | $\mathrm{R}_{\mathrm{T}}$ | 33 | $\mathrm{k} \Omega$ |
| Timing capacitor | $\mathrm{C}_{\mathrm{T}}$ | 180 | pF |
| Oscillator frequency | $\mathrm{f}_{\mathrm{OUT}}$ | 550 | kHz |
| Constant setting capacitance at ch.0 short-circuit <br> and $\mathrm{V}_{\mathrm{BATL}}$ over-voltage protection operating | $\mathrm{C}_{\mathrm{SCP} 0}$ | 0.15 | $\mu \mathrm{~F}$ |
| Constant setting capacitance at ch.1 to ch.6 <br> shot-circuit and thermal protection operating | $\mathrm{C}_{\mathrm{SCP}}$ | 0.1 | $\mu \mathrm{~F}$ |
| Constant setting capacitance at soft start | $\mathrm{C}_{\mathrm{SS}}$ | 20 | nF |

New Package Dimensions (Unit: mm)

- LQFP064-P-0707B (Lead-free package)



## Request for your special attention and precautions in using the technical information and semiconductors described in this material

(1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
(2) The technical information described in this material is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
(3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this material.
(4) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
(5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
(6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment.
Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
(7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
(8) This material may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.

